

**INESC TEC | Research Grant (AE2024-0517)**  
**INESC TEC**

Direct Link: <https://www.AcademicKeys.com/r?job=250037>

Downloaded On: Dec. 22, 2024 12:35am

Posted Dec. 6, 2024, set to expire Apr. 7, 2025

<b>Job Title</b>	INESC TEC   Research Grant (AE2024-0517)
<b>Department</b>	CTM
<b>Institution</b>	INESC TEC PORTO, , Portugal
<b>Date Posted</b>	Dec. 6, 2024
<b>Application Deadline</b>	Dec. 19, 2024
<b>Position Start Date</b>	Dec. 6, 2024
<b>Job Categories</b>	Graduate Student
<b>Academic Field(s)</b>	Engineering - Other Computer Science Electrical and/or Electronics
<b>Apply Online Here</b>	<a href="https://www.inesctec.pt/en/form/notice/5192">https://www.inesctec.pt/en/form/notice/5192</a>

**Apply By Email**

**Job Description**

Research Opportunities

**Informatics, Electronics and Digital Systems, Digital Electronics, Microprocessors, Heterogeneous Systems**

**Work description**

- Familiarization with open-source implementations of RISC-V processor-based SoCs.
- Familiarization with the existing C/C++-based RISC-V processor codebase, and identification of

## INESC TEC | Research Grant (AE2024-0517) INESC TEC

Direct Link: <https://www.AcademicKeys.com/r?job=250037>

Downloaded On: Dec. 22, 2024 12:35am

Posted Dec. 6, 2024, set to expire Apr. 7, 2025

value-added contributions.

- Expansion of the existing core with additional features, mainly an in-house extension for communication with an external accelerator, but also, e.g., instruction extensions for the AI domain or others, or interfaces for communication with accelerators external to the core.
- Encapsulate the core as an IP block, to build the SoC via connection to other IP blocks (e.g. buses, memories, UART etc).
- Validating the SoC by running basic test programs.
- Collaboration in writing a scientific article to disseminate the results.

### **Academic Qualifications**

Graduation or enrollment in a master's degree in electrical engineering, computer science, or a related field;

### **Minimum profile required**

- Experience in HDL and FPGAs;
- Fluent in English (written and spoken).

### **Preference factors**

- RISC-V experience;
- Experience with Xilinx Vivado/Vitis tools;
- Fluent in Portuguese and English (written and spoken).

### **Application Period**

Since 06 Dec 2024 to 19 Dec 2024

## INESC TEC | Research Grant (AE2024-0517) INESC TEC

Direct Link: <https://www.AcademicKeys.com/r?job=250037>

Downloaded On: Dec. 22, 2024 12:35am

Posted Dec. 6, 2024, set to expire Apr. 7, 2025

### Centre

Telecommunications and Multimedia

### Scientific Advisor

[Nuno Miguel Paulino](#)

### What we offer

- **Multicultural and collaborative environment**
- A multicultural, international and collaborative environment that makes it easier to exchange ideas, work in networks and create synergies.
- **International projects**
- The possibility of working in international projects with some of the most important companies in the field.
- **Mentoring**
- Mentoring with the best researchers in the fields of electrical and industrial engineering, bioengineering, information technology and physics.
- **Self Improvement**
- The possibility of participating in international conferences, workshops, seminars and vocational training.
- **Other Benefits and Perks**
- Flexible working time, health insurance, discounts in hotels, transportation, etc.
- **Informal Events**
- Annual informal events, such as the multicultural party.

For more information: [Click Here](#)

### Contact Information

INESC TEC | Research Grant (AE2024-0517)  
INESC TEC

Direct Link: <https://www.AcademicKeys.com/r?job=250037>

Downloaded On: Dec. 22, 2024 12:35am

Posted Dec. 6, 2024, set to expire Apr. 7, 2025

Please reference Academickeys in your cover letter when applying for or inquiring about this job announcement.

**Contact**

Portugal

**Contact E-mail**    rh@inesctec.pt