Previous research: interconnect optimization, clock network synthesis, variation tolerant design, power efficient physical design and design for manufacturability.
Current research: optimization for energy-efficient VLSI circuits, on-chip communication fabrics, dynamic power management, adaptive circuit design, interactions between physical design and system-level design, heuristics for large scale combinatorial optimization.
